Voltage Dip Ride-Through Capability of Converter-Connected Generators

Bert Renders, Koen De Gussemé, Lieven Degroote, Bart Meersman and Lieven Vandevelde

Ghent University, Electrical Energy Laboratory (EELAB), Department of Electrical Energy, Systems and Automation (EESA), Gent, Belgium.
Email: Bert.Renders@UGent.be

Abstract  Voltage dips have been proven to be one of the most important aspects of power quality. In order to avoid major economical damage, grid-connected equipment should be designed with a good voltage dip immunity. This holds as well for converter-connected loads as for converter-connected distributed generation (DG) units. This paper presents a control strategy for grid-connected DG converters yielding an improved voltage dip ride-through capability. Due to the implementation of the proposed control strategy, shutdown of DG units due to voltage dips is avoided, resulting in a stronger utility grid. Experimental tests on a single-phase full-bridge bidirectional converter are carried out and validate the aforementioned postulations.

Key words  Voltage Dips, Voltage Dip Ride-Through Capability, AC-DC power converters

1. Introduction

Voltage dips are short decreases in rms voltage caused by a short-duration increase in grid current due to motor starting, transformer energizing or faults in the electric supply system. Voltage dips have been proven to be one of the most important aspects of power quality [1,2].

The need to reduce the effects of voltage dips is dependent on the amount of equipment with a high sensitivity for grid disturbances. The presence of sensitive grid-connected power-electronic equipment has increased a lot over the past decades. In order to reduce the consequences of grid voltage dips, two strategies are possible. On the one hand, this can be accomplished by increasing the voltage dip immunity of sensitive equipment [3,4]. On the other hand, improvement of the support of the utility grid given by grid-connected distributed generation (DG) units proves to be a complementary solution [5,6]. With most of the solutions to increase voltage dip immunity at the load side, the converter absorbs additional line currents from an already weakened grid. Therefore, the power injected by DG units could make the difference between recovery and instability.

The growing interest in environmental issues, combined with the progress of technologies to couple renewable energy sources to the grid and the liberalization of the energy market have led to a growing share of grid-connected DG. The primary energy sources most often used in these small-scaled applications are wind, solar power, small combined heat and power units, fuel cells and hydro power. In spite of the growing number of DG units, their contribution of power delivered to the utility grid remains small, as compared to the power injected by the large centralized power plants.

Therefore, the voltage dip immunity of DG units has not received much attention in the past. Moreover, many grid operators demand the immediate shutdown of DG in case of grid disturbances as prerequisite for grid connection. However, as the power generated by DG units increases, this behaviour stresses the utility grid and may cause power unbalance, which may turn into instability. In order to achieve a sustainable grid reliability combined with large penetration of DG, some grid operators already require voltage-dip ride-through capability [7].

2. Control strategy

In this paper, the behaviour of converter-connected DG-units during voltage dips will be investigated. The topology of the utilized full-bridge ac-dc bidirectional converter is depicted in Fig. 1. The converter consists of an EMI-filter (represented by capacitance \( C_g \)) on the ac-side of the converter, and a boost-type full-bridge converter with two input inductors \( \frac{L}{2} \), switches \( S_1 \) to \( S_4 \), and a buffer capacitor \( C \) at the dc-side of the converter. The converter is controlled by means of a digital signal processor (DSP).
The measurements necessary for the control of the converter are the inductor current \( i_L(t) \), grid voltage \( v_g(t) \) and bus voltage \( v_{bus}(t) \). These quantities are used by the digitally implemented controller to calculate the duty-ratio \( d \).

The PWM signals are calculated based on this duty ratio and are presented to the switches of the full-bridge converter.

As stated in section 1., most commercial available grid-connected converters shape the injected line currents as perfect sinewaves. This type of current controller can be found in almost all commercially available DG converters [8]. The corresponding control algorithm is depicted in Fig. 2 (black lines only).

The depicted control scheme uses two controllers: a bus voltage controller and an inductor current controller. The output voltage controller obtains a constant bus voltage by changing the fundamental input conductance \( g \). This prescribes the amplitude of the reference value for the inductor current \( i^*_L \) and thus the amount of fundamental power exchanged with the grid. The reference value for the inductor current \( i^*_L \) is the product of the emulated fundamental conductance \( g \) and a sinusoidal reference signal \( \sin(\theta_{PLL}) \):

\[
i^*_L = g \sin(\theta_{PLL}). \tag{1}
\]

The phase \( \theta_{PLL} \) of the sinusoidal reference signal is locked to the phase of the fundamental component of the mains voltage by using a standard phase-locked loop (PLL).

The second current controller is designed to shape the grid currents in a more complex way. The inductor current is constructed from two parts. The available DG power is transferred into the utility grid using a sinewave with variable amplitude, as does the classical current controller. Then, another current waveform is superposed on this sinewave, as can be seen below:

\[
i^*_L = g \sin(\theta_{PLL}) + g_h (v_g - \sin(\theta_{PLL})). \tag{2}
\]

Since \( \theta_{PLL} \) is locked to the phase of the fundamental component of the mains voltage, this equation can be simplified to:

\[
i^*_{L,n} = g_{1,n} \sin(\theta_{PLL,n}) + g_{h,n} (|v_{g,1,n}| - 1) \sin(\theta_{PLL,n}) + g_{h,n} v_{g,h,n}. \tag{3}
\]

Where \( v_{g,1,n} \) and \( v_{g,h,n} \) are the digital representation of the fundamental component and the harmonic content of the grid voltage respectively. The first term of this equation, can be interpreted as the steady-state value of the fundamental component of the inductor current. This term is adapted by the bus-voltage controller in order to balance the power exchanged with the utility grid. Since the voltage controller is slow, \( g \) is slowly varying. The second term of the equation is swiftly varying, as it will react on every deviation of the fundamental grid voltage \( v_g \) from its steady-state value.

The current originating from voltage disturbances is determined by the programmable damping resistance \( g_h \). This conductance is chosen maximal (viz 1 pu) to retain the maximal damping potential. This control strategy damps grid disturbing phenomena, and was investigated with respect to harmonic oscillations in the utility network [9]. The obtained input impedance of the bidirectional full-bridge converter was thoroughly analysed in [10].

### 3. Instantaneous response to voltage dips

The instantaneous response of the converter to voltage dips is independent of the bus voltage controller. In other words, for short-time voltage dips the fundamental conductance \( g \) can be treated as a constant value.

The grid voltage and the inductor currents of the converter with control strategies as discussed in section 2. during a 30% voltage dip are depicted in Fig. 3 as gray and black lines respectively. The plots are made by using an experimental full-bridge converter for DG applications. The dashed black line represents the grid current of the sinewave converter. The grid current remains unchanged during the voltage dip, as could be expected based on (1). The full black line represents the grid current of the converter with
programmable damping resistance. The grid current increases instantaneously at voltage dip initiation (2). In Fig. 3, a transient phenomenon can be discerned. Due to the immediate change of the grid voltage \(v_g\), an unbalance is created between \(v_g\) and \(v_{sw}\). Since the current controller is not ideal, the inductor current increases until \(v_{sw}\) is adapted by the current controller. This effect can be discerned well in the inductor current of the sinusoidal converter (dashed black line). This effect cannot be noticed in the inductor current of the converter with programmable damping resistance. However, the effect is present but is concealed by the amplitude variation of the set value of the inductor current.

The main reason for converter-connected DG-units to disconnect during voltage dips, is an excessive bus voltage \(v_{dc}\), which causes a trip of the corresponding protection relay and the immediate shutdown of the converter. The bus voltage can be calculated by the charge balance of the bus capacitor \(C\), and is dependent of the power injected in the utility grid \(P_{ac}\) and the power delivered to the converter by the DG power source \(P_{dc}\).

\[
P_{ac}(t) + P_{dc}(t) = \frac{C}{2} \frac{dv_{dc}^2(t)}{dt},
\]

(4)

The converter is supposed to be in steady-state just before the dip, or in other words \(|P_{dc}| = |P_{ac}|\), and \(P_{dc}(t)\) is considered to be constant during the voltage dip. Integration of this equation from the start of the dip at \(t = 0\) over the dip duration \(t_{dip}\), results in:

\[
\int_{0}^{t_{dip}} P_{ac}(t)dt + P_{dc}t_{dip} = \frac{C}{2} \left(v_{dc}^2(t_{dip}) - v_{dc}^2(0)\right).
\]

(5)

For a sinewave converter undergoing a grid voltage dip with dip magnitude \(D\), \(P_{ac}(t)\) can be written as:

\[
P_{ac}(t) = v_g(t)i_g(t) \approx v_g(t)i_g^*(t) \\
\approx (1 - D)(g - Dg_{th})|v_g|^2 \sin^2(\theta_{PLL}) \\
\approx (D - 1)P_{dc} + g(1 - D)|v_g|^2 \sin(2\theta_{PLL})
\]

(6)

Where the last term of the equation represents the 100 Hz variation of the transferred power. In order to express the bus voltage increase in function of the grid voltage dip independently of the bus voltage ripple, \(t_{dip}\) is chosen as a multiple of half the grid period. This allows to simplify (5) combined with (6) to:

\[
v_{dc}^2(t_{dip}) = v_{dc}^2(0) + \frac{2}{C}DP_{dc}t_{dip}.
\]

(7)

For a converter with programmable damping resistance undergoing a grid voltage dip, \(P_{ac}(t)\) can be written as:

\[
P_{ac}(t) = v_g(t)i_g(t) \approx v_g(t)i_g^*(t) \\
\approx (1 - D)(g - Dg_{th})|v_g|^2 \sin^2(\theta_{PLL}) \\
\approx (D - 1)P_{dc} + \frac{1}{2}(D - 1)D|v_g|^2g_{th} \\
- (1 - D)(g - Dg_{th})|v_g|^2 \sin(2\theta_{PLL})
\]

(8)

Considering the preassumption made for \(t_{dip}\), (5) combined with (8) can be simplified to:

\[
v_{dc}^2(t_{dip}) = v_{dc}^2(0) \\
+ \frac{2}{C} \left(DP_{dc} + \frac{1}{2}D(D - 1)g_{th}|v_g|^2\right) t_{dip}.
\]

(9)

Based on Fig. 3 and equations (6) and (8), the influence of the control strategy on the power exchanged with the utility grid can be deduced. These results are dependent on the power flow direction. For DG applications the following results are obtained. The sinewave converter undergoing a voltage dip exchanges less power with the grid compared to the situation before the voltage dip. The resulting power excess at the dc-side of the converter is absorbed in the bus capacitor, resulting in a significant bus voltage rise. The power of the converter with programmable damping resistance is not always decreased during the voltage dip. If \(P_{dc} < (1 - D)P_{nom}\) the transmitted power is increased, resulting in a power shortage at the converter bus and a concomitant bus voltage drop.

The average bus voltage variations, described by (7) and (9), are plotted in Fig. 4 for a dip duration \(t_{dip}\) equal to 1.5 net periods (30 ms) in a 50 Hz grid. This dip duration can be considered as the worst case situation, as it corresponds with the experimentally verified peak response of the bus voltage. As can be seen in Fig. 4, the implementation of the control strategy for a programmable damping resistance yields a lower bus voltage compared with the bus voltage of the sinewave converter. The voltage dip ride-through capability of the converter with programmable damping resistance is significantly improved due to the immediate change of the grid current at the start of the voltage dip.
4. Bus voltage controller

The duration of most voltage dips does not allow to neglect the influence of the bus voltage controller. The bus voltage controller will adapt the emulated fundamental conductance $g$ in order to control the disturbed bus voltage. The grid current of the sinuswave converter during bus voltage controller saturation will remain sinusoidal. The amplitude of the sinuswave will increase during the dip due to the action of the bus voltage controller. As can be seen in Fig. 5, the steady-state amplitude is reached 3 grid periods after the start of the grid voltage dip. The grid current of the converter with programmable damping resistance increases at the start of the dip due to the change of the reference value $i^*_L$, and is then gradually decreased under influence of the bus voltage controller. The total energy exchanged with the utility grid during the voltage dip is increased due to the control algorithm with damping resistance.

5. Experimental voltage dip ride-through capability test

To test the voltage dip ride-through capability, the linear amplifier is programmed to generate a series of dips with increasing dip magnitude. To obtain the dc power, an adjustable resistor is used in series with a voltage source. Adjustment of the resistor value at the dc side, yields a variation of power injected in the utility grid in steady-state conditions. The bus voltage $v_{dc}(t)$ and the line voltage $v_g(t)$ are depicted in Fig. 6 as full and dashed lines respectively, for a dc power of 500 Watt.

The start of the dips is delayed until the converter is in steady state and are synchronized with the zero crossings of the grid voltage, as can be seen in the bus voltages depicted in Fig. 6.

The experimental results validate the superior voltage ride-through capability of the converter with a programmable damping resistance. The sinuswave converter can be found to experience higher bus voltages during voltage dips as compared to the converter with programmable damping resistance. As can be seen in Fig. 6, the bus voltage of the converter with programmable damping resistance is kept lower due to the implementation of the algorithm with programmable damping resistance.

6. Conclusion

This paper describes the improvement of the voltage dip ride-through capability of a full-bridge bidirectional converter by means of the implementation of an alternative current control strategy. The current control strategy with a programmable damping resistance has been compared to the classical sinuswave control strategy. In both current control strategies the effects of a voltage dip have been analysed, the response of the converters has been
compared and the effects on the voltage dip ride-through capability have been described. The converter with programmable damping resistance, which was originally designed to provide damping for harmonic oscillations in the utility grid, has showed a significantly better voltage dip immunity. The impact of implementing the alternative current control strategy was experimentally verified using a full-bridge converter for grid connection of distributed generation units.

References


